Scalability of FinFETs and Unstrained–Si/Strained–Si FDSOI–MOSFETs
نویسندگان
چکیده
Full–band Monte Carlo simulations are performed for n–type FinFETs as well as for unstrained–Si and strained–Si fully–depleted (FD) SOI–MOSFETs. Gate lengths of 50 nm down to 10 nm are considered, and a fixed off–current of 100 nA/μm is in each case ensured by adjusting the silicon film thickness. The FinFET shows the best scaling trend, but the strained–Si FDSOI–MOSFET always involves the largest absolute value for the on–current. However, the on–current decreases upon scaling to 10 nm which might stem from a larger influence of surface roughness scattering in thin Si films affecting most strongly quasi–ballistic transport in strained Si. The feature of a decreasing current is found to be absent in drift–diffusion simulation because this approach does not include quasi–ballistic transport.
منابع مشابه
Electro-thermal Simulations of Strained-Si MOSFETs under ESD conditions
Electro-thermal characteristics of strained-Si MOSFETs operating in high-current, high temperature regimes were investigated using device/circuit mixed mode simulations. The material parameters of strained-Si were calibrated for device simulations. Especially the phonon mean-free-path of strained-Si with high electric fields was estimated based on a full-band Monte Carlo device simulation. Desp...
متن کاملStrained-Si single-gate versus unstrained-Si double-gate MOSFETs
Self-consistent full-band Monte Carlo simulations are employed to compare the performance of nanoscale strained-Si single-gate (SG) and unstrained-Si double-gate (DG) MOSFETs for a gate length of 25 nm. Almost the same on-current as in the DG-MOSFET can be achieved by strain in a SG-MOSFET for the same gate overdrive. This is due to the compensation of the higher electron sheet density in the t...
متن کاملGate-All-Around Silicon Nanowire MOSFETs: Top-down Fabrication and Transport Enhancement Techniques
Scaling MOSFETs beyond 15 nm gate lengths is extremely challenging using a planar device architecture due to the stringent criteria required for the transistor switching. The top-down fabricated, gate-all-around architecture with a Si nanowire channel is a promising candidate for future technology generations. The gate-all-around geometry enhances the electrostatic control and hence gate length...
متن کاملFabrication and Analysis of Deep Submicron Strained - Si N - MOSFET ’ s
Deep submicron strained-Si n-MOSFET’s were fabricated on strained Si/relaxed Si0 8Ge0 2 heterostructures. Epitaxial layer structures were designed to yield well-matched channel doping profiles after processing, allowing comparison of strained and unstrained Si surface channel devices. In spite of the high substrate doping and high vertical fields, the MOSFET mobility of the strained-Si devices ...
متن کاملInvestigation of the electron transport and electrostatics of nanoscale strained Si/Si/Ge heterostructure MOSFETs
This thesis presents work aimed at investigating the possible benefit of strained-Si/SiGe heterostructure MOSFETs designed for nanoscale (sub-50-nm) gate lengths with the aid of device fabrication and electrical measurements combined with computer simulation. MOSFET devices fabricated on bulk-Si material are scaled in order to achieve gains in performance and integration. However, as device dim...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004